Skip to content
GitLab
Unverified Commit 990c4bc9 authored by Dinar Temirbulatov's avatar Dinar Temirbulatov Committed by GitHub
Browse files

[AArch64][SVE2] Generate SVE2 BSL instruction in LLVM for bit-twiddling. (#83514) 

Allow to fold or/and-and to BSL instuction for scalable vectors.
parent 0e7d14d2
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment