[RISCV] Scheduler description for Bullet
Add the pipeline model for the RISC-V Bullet micro architecture.
Co-authored-by:
Evandro Menezes <evandro.menezes@sifive.com>
parent
97702c3d
Please register or sign in to comment
Add the pipeline model for the RISC-V Bullet micro architecture.
Co-authored-by:
Evandro Menezes <evandro.menezes@sifive.com>