[RISCV][GISEL] Add support for scalable vector types in lowerReturnVal (#71587)

Scalable vector types from LLVM IR are lowered into physical vector
registers in MIR based on calling convention for return instructions.