[libc] Add a cacheline size of arm target.
It is set arbitrarily at 32 now. It can be adjusted as required in future.
parent
f3caa98e
Please register or sign in to comment
It is set arbitrarily at 32 now. It can be adjusted as required in future.