[RISCV] Rework isSignExtendingOpW to store Register in the worklist.

Previously we stored MachineInstr which restricted the implementation
to only handle operand 0.

The TH_LWD instruction has two sign extended destinations.