[InstCombine] reduce smul.ov with i1 types to 'and'
https://alive2.llvm.org/ce/z/5tLkW6 There's still a miscompile bug as shown in issue #59876 / D141214 .
parent
fc9d54a4
Please register or sign in to comment
https://alive2.llvm.org/ce/z/5tLkW6 There's still a miscompile bug as shown in issue #59876 / D141214 .