Skip to content
GitLab
Unverified Commit 26402777 authored by Lukacma's avatar Lukacma Committed by GitHub
Browse files

[AArch64] Optimized generated assembly for bool to svbool_t conversions (#83001) 

In certain cases Legalizer was generating `AND(WHILELO, SPLAT 1)` instruction pattern, when `WHILELO` would be sufficient.
parent cd344a4c
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment