[VPlan] Assert that inst isnt' a debug or pseudo inst (NFCI).

Debug and pseudo instructions aren't modeled in VPlan. Turn a check into
an assertion. This will help removing the direct use of Inst here in the
future.