[PowerPC] Fix the undef register for VECINSERT
If the V2 of the vector_shuffle is undef, the two vector inputs are expected to be the same when do the VECINSERT transformation. For now the first operand of VECINSERT is set to undef which is not right. This patch fixes this bug.
parent
d7e0ea20
Please register or sign in to comment