- Mar 14, 2018
-
-
Jacopo Mondi authored
Add "reg" properties to place-holder nodes with unit address defined for R-Car M3-N SoC. This silences the following DTC compiler warning: Warning (unit_address_vs_reg): Node /soc/... has a unit name, but no reg property Signed-off-by:
Jacopo Mondi <jacopo+renesas@jmondi.org> Reviewed-by:
Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by:
Simon Horman <horms+renesas@verge.net.au>
-
Jacopo Mondi authored
Add GPIO nodes to r8a77965 SoC device tree file. Signed-off-by:
-
Jacopo Mondi authored
Add SCIF[0-5] device nodes for M3-N (r8a77965) SoC. Signed-off-by:
-
Jacopo Mondi authored
Add dmac[0-2] device nodes for R-Car M3-N (r8a77965) SoC. Signed-off-by:
-
Jacopo Mondi authored
Add basic support for R-Car Salvator-X M3-N (R8A77965) board. Based on original work from: Takeshi Kihara <takeshi.kihara.df@renesas.com> Magnus Damm <damm+renesas@opensource.se> Signed-off-by:
-
Jacopo Mondi authored
Basic support for the Gen 3 R-Car M3-N SoC. Based on original work from: Takeshi Kihara <takeshi.kihara.df@renesas.com> Magnus Damm <damm+renesas@opensource.se> Signed-off-by:
-
Jacopo Mondi authored
Add configuration option for the R-Car M3-N (R8A77965) SoC. Signed-off-by:
-
Dien Pham authored
Describe frequencies, other than the default for CA53 cores. This is a pre-requisite for using providing alternative frequencies for use with CPUFreq with these cores. Signed-off-by:
Dien Pham <dien.pham.ry@renesas.com> Signed-off-by:
Takeshi Kihara <takeshi.kihara.df@renesas.com> Signed-off-by:
-
Dien Pham authored
Describe frequencies, other than the default for CA53 cores. This is a pre-requisite for using providing alternative frequencies for use with CPUFreq with these cores. Signed-off-by:
-
- Feb 22, 2018
-
-
Sergei Shtylyov authored
Define the Condor board dependent part of the EtherAVB device node. Based on the original (and large) patch by Vladimir Barinov. Signed-off-by:
Vladimir Barinov <vladimir.barinov@cogentembedded.com> Signed-off-by:
Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Signed-off-by:
-
Sergei Shtylyov authored
Add the initial device tree for the R8A77980 SoC based Condor board. The board has 1 debug serial port (SCIF0); include support for it, so that the serial console can work. Based on the original (and large) patch by Vladimir Barinov. Signed-off-by:
-
Sergei Shtylyov authored
Define the generic R8A77980 part of the EtherAVB device node. Based on the original (and large) patch by Vladimir Barinov. Signed-off-by:
-
Sergei Shtylyov authored
Describe [H]SCIF ports in the R8A77980 device tree. Based on the original (and large) patch by Vladimir Barinov. Signed-off-by:
-
- Feb 16, 2018
-
-
Kieran Bingham authored
Enable the DU, providing only the VGA output for now. Signed-off-by:
Kieran Bingham <kieran.bingham+renesas@ideasonboard.com> Reviewed-by:
Laurent Pinchart <laurent.pinchart@ideasonboard.com> Signed-off-by:
-
Kieran Bingham authored
The VSPD includes a CLUT on RPF2. Ensure that the register space is mapped correctly to support this. Signed-off-by:
-
Kieran Bingham authored
The VSPD includes a CLUT on RPF2. Ensure that the register space is mapped correctly to support this. Signed-off-by:
-
Kieran Bingham authored
The VSPD includes a CLUT on RPF2. Ensure that the register space is mapped correctly to support this. Signed-off-by:
-
Kieran Bingham authored
Define the generic r8a77995 part of the DU device node. Signed-off-by:
-
Ulrich Hecht authored
The single SDHI controller is connected to eMMC. Signed-off-by:
Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Acked-by:
Wolfram Sang <wsa+renesas@sang-engineering.com> Signed-off-by:
-
Kieran Bingham authored
The r8a77995 has a VSPBS to support image processing such as blending of two input images, and has two VSPDs to handle display pipelines with a DU. Signed-off-by:
-
Kieran Bingham authored
The FCPVB handles the interface between the VSPB and memory, while the FCPVD handles the interface between the VSPD and memory. Signed-off-by:
-
- Feb 15, 2018
-
-
Sergei Shtylyov authored
Specify EtherAVB PHY IRQ in the Eagle board's device tree, now that we have the GPIO support (previously phylib had to resort to polling). Signed-off-by:
-
Sergei Shtylyov authored
Describe all 6 GPIO controllers in the R8A77970 device tree. Based on the original (and large) patch by Daisuke Matsushita <daisuke.matsushita.ns@hitachi.com>. Signed-off-by:
-
- Feb 13, 2018
-
-
Sergei Shtylyov authored
Add the (previously omitted) SCIF0 pin data to the Eagle board's device tree. Signed-off-by:
-
Sergei Shtylyov authored
Define the generic R8A77970 part of the PFC device node. Signed-off-by:
-
- Feb 12, 2018
-
-
Geert Uytterhoeven authored
R-Car D3 does not have the Stream Buffer for EtherAVB-IF (STBE). Note that the RAVB driver does not use this region. Fixes: f9ba0c4c ("arm64: dts: renesas: r8a77995: Add EthernetAVB device node") Signed-off-by:
-
Geert Uytterhoeven authored
R-Car V3M does not have the Stream Buffer for EtherAVB-IF (STBE). Note that the RAVB driver does not use this region. Fixes: bea2ab13 ("arm64: dts: renesas: r8a77970: add EtherAVB support") Signed-off-by:
-
Sergei Shtylyov authored
Describe SYS-DMAC1/2 in the R8A77980 device tree. Based on the original (and large) patch by Vladimir Barinov. Signed-off-by:
-
Sergei Shtylyov authored
The initial R8A77980 SoC device tree including Cortex-A53 CPU, GIC, timer, CPG, RST, and SYSC. Based on the original (and large) patch by Vladimir Barinov. Signed-off-by:
-
Sergei Shtylyov authored
Add a configuration option for the R-Car V3H (R8A77980) SoC. Based on the original (and large) patch by Vladimir Barinov. Signed-off-by:
-
Ulrich Hecht authored
No devices to add, I2C1 has an external connector only. Signed-off-by:
-
Ulrich Hecht authored
Enables EEPROM on I2C0 on the Draak board. Signed-off-by:
-
Ulrich Hecht authored
Defines R-Car D3 I2C controllers 0-3. Signed-off-by:
-
Niklas Söderlund authored
To be able to read fused calibration values from hardware the size of the register resource of TSC1 needs to be incremented to cover one more register which holds the information if the calibration values have been fused or not. Instead of increasing TSC1 size to the value from the datasheet update all TSC's size to the smallest granularity of the address decoder circuitry. Signed-off-by:
Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> Reviewed-by:
-
Niklas Söderlund authored
To be able to read fused calibration values from hardware the size of the register resource of TSC1 needs to be incremented to cover one more register which holds the information if the calibration values have been fused or not. Instead of increasing TSC1 size to the value from the datasheet update all TSC's size to the smallest granularity of the address decoder circuitry Signed-off-by:
-
Simon Horman authored
Move pmu_a53 and timer nodes from soc node to root node. The nodes that have been moved do not have any register properties and thus shouldn't be placed on the bus. This problem is flagged by the compiler as follows: $ make W=1 ... arch/arm64/boot/dts/renesas/r8a77995-draak.dtb: Warning (simple_bus_reg): Node /soc/timer missing or empty reg/ranges property arch/arm64/boot/dts/renesas/r8a77995-draak.dtb: Warning (simple_bus_reg): Node /soc/pmu_a53 missing or empty reg/ranges property Signed-off-by: -
Simon Horman authored
Move timer node from soc node to root node. The node that have been moved do not have any register properties and thus shouldn't be placed on the bus. This problem is flagged by the compiler as follows: $ make W=1 ... DTC arch/arm64/boot/dts/renesas/r8a77970-eagle.dtb arch/arm64/boot/dts/renesas/r8a77970-eagle.dtb: Warning (simple_bus_reg): Node /soc/timer missing or empty reg/ranges property DTC arch/arm64/boot/dts/renesas/r8a77970-v3msk.dtb arch/arm64/boot/dts/renesas/r8a77970-v3msk.dtb: Warning (simple_bus_reg): Node /soc/timer missing or empty reg/ranges property Signed-off-by: -
Wolfram Sang authored
We need to configure its GPIOs later. Signed-off-by:
-
Niklas Söderlund authored
Add nodes and properties for thermal cooling management support. Signed-off-by:
Eduardo Valentin <edubezval@gmail.com> Signed-off-by:
-
Niklas Söderlund authored
Add nodes and properties for thermal cooling management support. Signed-off-by:
-
