- Feb 03, 2021
-
-
Konrad Dybcio authored
Signed-off-by:
Konrad Dybcio <konrad.dybcio@somainline.org> Link: https://lore.kernel.org/r/20201224120025.6282-1-konrad.dybcio@somainline.org Signed-off-by:
Bjorn Andersson <bjorn.andersson@linaro.org>
-
Akhil P Oommen authored
Add support for gpu fuse to help identify the supported opps. Signed-off-by:
Akhil P Oommen <akhilpo@codeaurora.org> Link: https://lore.kernel.org/r/1610129731-4875-2-git-send-email-akhilpo@codeaurora.org Signed-off-by:
-
Konrad Dybcio authored
Some components (like PCIe) are not used on all devices and with a certain firmware configuration they might end up triggering a force reboot or a Synchronous Abort. This commit brings no functional difference as the nodes are enabled on devices which didn't disable them previously. Signed-off-by:
AngeloGioacchino Del Regno <angelogioacchino.delregno@somainline.org> Link: https://lore.kernel.org/r/20210109163001.146867-6-konrad.dybcio@somainline.org Signed-off-by:
-
Konrad Dybcio authored
Add capacity-dmips-mhz to ensure the scheduler can efficiently make use of the big.LITTLE core configuration. Signed-off-by:
-
Konrad Dybcio authored
The BLSP2-connected interfaces started from 0 which is.. misleading to say the least.. the clock names corresponding to these started from 1, so let's align to that so as to reduce confusion. Signed-off-by:
-
Konrad Dybcio authored
Add DMA properties to I2C hosts to allow for DMA transfers. Signed-off-by:
-
Konrad Dybcio authored
This is the usual way of handling pin configuration upstream now, so align to it. Signed-off-by:
-
Vincent Knecht authored
Fix `reserved` and `rfsa` unit address according to their reg address Fixes: 7258e10e ("ARM: dts: msm8916: Update reserved-memory") Signed-off-by:
Vincent Knecht <vincent.knecht@mailoo.org> Link: https://lore.kernel.org/r/20210123104417.518105-1-vincent.knecht@mailoo.org Signed-off-by:
-
Gustave Monce authored
Add and configure AD7147 grip sensor and APDS9930 proximity sensor. Signed-off-by:
Gustave Monce <gustave.monce@outlook.com> Signed-off-by:
-
Gustave Monce authored
Lumia 950/XL feature a TAS2553 codec. Configure it using the TAS2552 driver. Signed-off-by:
-
Gustave Monce authored
Add AK09912 magnetometer, ZPA2326 barometer and MPU6500 accelerometer nodes. Signed-off-by:
-
Gustave Monce authored
Octagon devices use PN544 connected over I2C. Configure it. Signed-off-by:
-
Konrad Dybcio authored
FAN53526 and SI470X are both connected over blsp2_i2c5. Configure them. Signed-off-by:
-
Gustave Monce authored
Both the power key and the vol- key are connected over PON. Configure them. Signed-off-by:
-
Gustave Monce authored
Octagon devices have a Lattice iCE40 FPGA connected over SPI. Configure it. Signed-off-by:
-
Gustave Monce authored
Lumia 950/XL, like other phones, ship with different storage chips. Some of them are not capable of stable operation at HS400. Disable it. Signed-off-by:
-
Gustave Monce authored
The driver is not available yet, so hardcode the pins. Signed-off-by:
-
Gustave Monce authored
Configure and enable QCA6174 Bluetooth and required pins. Signed-off-by:
-
Gustave Monce authored
Configure the regulators to ensure proper voltages across the board. Signed-off-by:
-
Gustave Monce authored
This enables tje hardware keys as well as the Hall sensor. Signed-off-by:
-
Gustave Monce authored
Windows-based devices have a far different memory map than the standard LA one. Signed-off-by:
-
Gustave Monce authored
Lumia 950 and 950XL are both based on the Octagon board, sharing the vast majority of components, configuration etc. Commonize it. Signed-off-by:
-
Konrad Dybcio authored
This saves a good thousand lines of code, perhaps even more in the long run. Co-developed-by:
-
Konrad Dybcio authored
Signed-off-by:
-
Gustave Monce authored
* Move 35500 clock-frequency to kitakami (turns out it's a Sony specific) * Add missing interfaces * Fix the naming scheme * Fix up pin assignments to make all BLSPs work * Add DMA where previously omitted Signed-off-by:
-
Konrad Dybcio authored
They will be required for bringup of remote processors. Signed-off-by:
-
Jonathan Albrieux authored
BQ Aquaris X5 (Longcheer L8910) has: - BMI160 accelerometer and gyroscope sensor - AK09911 magnetometer sensor Add them to the device tree. This patch depends on patch "arm64: dts: qcom: msm8916: Add blsp_i2c3". Reviewed-by:
Stephan Gerhold <stephan@gerhold.net> Signed-off-by:
Jonathan Albrieux <jonathan.albrieux@gmail.com> Link: https://lore.kernel.org/r/20210125094435.7528-4-jonathan.albrieux@gmail.com Signed-off-by:
-
Jonathan Albrieux authored
MSM8916 has another I2C QUP controller that can be enabled on GPIO 10 and 11. Add blsp_i2c3 to msm8916.dtsi and disable it by default. Reviewed-by:
-
Jonathan Albrieux authored
BQ Aquaris X5 (Longcheer L8910) is a smartphone using the MSM8916 SoC. Add device tree with initial support for: - SDHCI (internal and external storage) - USB Device Mode - UART - Regulators - WiFi/BT - Volume buttons - Vibrator - Touchkeys backlight This device tree is based on downstream device tree from BQ and from Longcheer L8915 device tree. Co-developed-by:
-
Manivannan Sadhasivam authored
RB5 has 3 PCIe ports exposed to connect PCIe client devices. PCIe0 is connected to QCA6391 chipset and others are available on the HS3 expansion connector. Hence, enable all of them. Signed-off-by:
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Link: https://lore.kernel.org/r/20210127234221.947306-3-dmitry.baryshkov@linaro.org Signed-off-by:
-
Manivannan Sadhasivam authored
Add PCIe support for Qcom SM8250 SoC. This SoC has 3 PCIe Gen 3 instances based on Designware IP, out of which PCIe0 has 1 lane support and the rest have 2 lane support. Signed-off-by:
Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20210127234221.947306-2-dmitry.baryshkov@linaro.org Signed-off-by:
-
Vinod Koul authored
Add basic devicetree support for Qualcomm Technologies, Inc SM8350 SoC MTP board. This enabled uart node and adds rpmh-regulators present for this board. Signed-off-by:
Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20210127123054.263231-7-vkoul@kernel.org Signed-off-by:
-
Vinod Koul authored
Add basic devicetree support for Qualcomm Technologies, Inc SM8350 SoC. This adds gcc, pinctrl, reserved memory, uart, cpu nodes for this SoC. Signed-off-by:
-
Vinod Koul authored
Add compatible for SM8150 and SM8350 SoCs. Signed-off-by:
-
Vinod Koul authored
Kryo685 is found in SM8350, so add it to the list of cpu compatibles Signed-off-by:
-
Vinod Koul authored
Document the SM8350 SoC binding and also the boards using it. Reviewed-by:
Rob Herring <robh@kernel.org> Signed-off-by:
-
Vincent Knecht authored
Disable MDSS (Mobile Display Subsystem) by default in msm8916.dtsi and only explicitly enable it in devices' DT which actually use it. This leads to faster boot and cleaner logs for other devices, which also won't have to explicitly disable MDSS to use framebuffer. Reviewed-by:
-
Vincent Knecht authored
The Alcatel Idol 3 (4.7") is a smartphone based on MSM8916. Add a device tree with support for USB, eMMC, SD-Card, WiFi, BT, power/volume buttons, vibrator and the following sensors: magnetometer, accelerometer, gyroscope, ambient light+proximity Reviewed-by:
-
Vincent Knecht authored
Document vendor prefix for Alcatel Signed-off-by:
-
- Jan 27, 2021
-
-
Sai Prakash Ranjan authored
Specify bark interrupt for APSS watchdog to support pre-timeout notification on SM8250 SoC. Signed-off-by:
Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org> Link: https://lore.kernel.org/r/ff0758b158d62e82fd0636f5861115f435f821ac.1611466260.git.saiprakash.ranjan@codeaurora.org Signed-off-by:
-
