Commit fd869e63 authored by Yoshihiro Shimoda's avatar Yoshihiro Shimoda Committed by Geert Uytterhoeven
Browse files

arm64: dts: renesas: r8a779f0: Add IPMMU nodes 



Add IPMMU nodes for r8a779f0.

Signed-off-by: default avatarYoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Link: https://lore.kernel.org/r/20220530024626.1870277-2-yoshihiro.shimoda.uh@renesas.com


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 76f9a561

arch/arm64/boot/dts/renesas/r8a779f0.dtsi

+46 −0
Original line number Diff line number Diff line
@@ -355,6 +355,52 @@ dmac1: dma-controller@e7351000 { 
			dma-channels = <16>;

		};



		ipmmu_rt0: iommu@ee480000 {

			compatible = "renesas,ipmmu-r8a779f0",

				     "renesas,rcar-gen4-ipmmu-vmsa";

			reg = <0 0xee480000 0 0x20000>;

			renesas,ipmmu-main = <&ipmmu_mm 10>;

			power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;

			#iommu-cells = <1>;

		};



		ipmmu_rt1: iommu@ee4c0000 {

			compatible = "renesas,ipmmu-r8a779f0",

				     "renesas,rcar-gen4-ipmmu-vmsa";

			reg = <0 0xee4c0000 0 0x20000>;

			renesas,ipmmu-main = <&ipmmu_mm 19>;

			power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;

			#iommu-cells = <1>;

		};



		ipmmu_ds0: iommu@eed00000 {

			compatible = "renesas,ipmmu-r8a779f0",

				     "renesas,rcar-gen4-ipmmu-vmsa";

			reg = <0 0xeed00000 0 0x20000>;

			renesas,ipmmu-main = <&ipmmu_mm 0>;

			power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;

			#iommu-cells = <1>;

		};



		ipmmu_hc: iommu@eed40000 {

			compatible = "renesas,ipmmu-r8a779f0",

				     "renesas,rcar-gen4-ipmmu-vmsa";

			reg = <0 0xeed40000 0 0x20000>;

			renesas,ipmmu-main = <&ipmmu_mm 2>;

			power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;

			#iommu-cells = <1>;

		};



		ipmmu_mm: iommu@eefc0000 {

			compatible = "renesas,ipmmu-r8a779f0",

				     "renesas,rcar-gen4-ipmmu-vmsa";

			reg = <0 0xeefc0000 0 0x20000>;

			interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;

			power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;

			#iommu-cells = <1>;

		};



		gic: interrupt-controller@f1000000 {

			compatible = "arm,gic-v3";

			#interrupt-cells = <3>;