Commit e0b2e6af authored by Faiz Abbas's avatar Faiz Abbas Committed by Nishanth Menon
Browse files

arm64: dts: ti: k3-j7200: Add gpio nodes 



There are 4 instances of gpio modules in main domain:
	gpio0, gpio2, gpio4 and gpio6

Groups are created to provide protection between different processor
virtual worlds. Each of these modules I/O pins are muxed within the
group. Exactly one module can be selected to control the corresponding
pin by selecting it in the pad mux configuration registers.

This group in main domain pins out 69 lines (5 banks). Add DT modes for
each module instance in the main domain.

Similar to the gpio groups in main domain, there is one gpio group in
wakeup domain with 2 module instances in it.

The gpio group pins out 72 pins (6 banks) of the first 85 gpio lines. Add
DT nodes for each module instance in the wakeup domain.

Signed-off-by: default avatarFaiz Abbas <faiz_abbas@ti.com>
Signed-off-by: default avatarSekhar Nori <nsekhar@ti.com>
Signed-off-by: default avatarAswath Govindraju <a-govindraju@ti.com>
Signed-off-by: default avatarNishanth Menon <nm@ti.com>
Reviewed-by: default avatarGrygorii Strashko <grygorii.strashko@ti.com>
Link: https://lore.kernel.org/r/20210326064120.31919-2-a-govindraju@ti.com
parent 7dd84752

arch/arm64/boot/dts/ti/k3-j7200-main.dtsi

+72 −0
Original line number Diff line number Diff line
@@ -672,6 +672,78 @@ usb0: usb@6000000 { 
		};

	};



	main_gpio0: gpio@600000 {

		compatible = "ti,j721e-gpio", "ti,keystone-gpio";

		reg = <0x00 0x00600000 0x00 0x100>;

		gpio-controller;

		#gpio-cells = <2>;

		interrupt-parent = <&main_gpio_intr>;

		interrupts = <145>, <146>, <147>, <148>,

			     <149>;

		interrupt-controller;

		#interrupt-cells = <2>;

		#address-cells = <0>;

		ti,ngpio = <69>;

		ti,davinci-gpio-unbanked = <0>;

		power-domains = <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 105 0>;

		clock-names = "gpio";

	};



	main_gpio2: gpio@610000 {

		compatible = "ti,j721e-gpio", "ti,keystone-gpio";

		reg = <0x00 0x00610000 0x00 0x100>;

		gpio-controller;

		#gpio-cells = <2>;

		interrupt-parent = <&main_gpio_intr>;

		interrupts = <154>, <155>, <156>, <157>,

			     <158>;

		interrupt-controller;

		#interrupt-cells = <2>;

		#address-cells = <0>;

		ti,ngpio = <69>;

		ti,davinci-gpio-unbanked = <0>;

		power-domains = <&k3_pds 107 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 107 0>;

		clock-names = "gpio";

	};



	main_gpio4: gpio@620000 {

		compatible = "ti,j721e-gpio", "ti,keystone-gpio";

		reg = <0x00 0x00620000 0x00 0x100>;

		gpio-controller;

		#gpio-cells = <2>;

		interrupt-parent = <&main_gpio_intr>;

		interrupts = <163>, <164>, <165>, <166>,

			     <167>;

		interrupt-controller;

		#interrupt-cells = <2>;

		#address-cells = <0>;

		ti,ngpio = <69>;

		ti,davinci-gpio-unbanked = <0>;

		power-domains = <&k3_pds 109 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 109 0>;

		clock-names = "gpio";

	};



	main_gpio6: gpio@630000 {

		compatible = "ti,j721e-gpio", "ti,keystone-gpio";

		reg = <0x00 0x00630000 0x00 0x100>;

		gpio-controller;

		#gpio-cells = <2>;

		interrupt-parent = <&main_gpio_intr>;

		interrupts = <172>, <173>, <174>, <175>,

			     <176>;

		interrupt-controller;

		#interrupt-cells = <2>;

		#address-cells = <0>;

		ti,ngpio = <69>;

		ti,davinci-gpio-unbanked = <0>;

		power-domains = <&k3_pds 111 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 111 0>;

		clock-names = "gpio";

	};



	main_r5fss0: r5fss@5c00000 {

		compatible = "ti,j7200-r5fss";

		ti,cluster-mode = <1>;

arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi

+34 −0
Original line number Diff line number Diff line
@@ -107,6 +107,40 @@ wkup_gpio_intr: interrupt-controller2 { 
		ti,interrupt-ranges = <16 960 16>;

	};



	wkup_gpio0: gpio@42110000 {

		compatible = "ti,j721e-gpio", "ti,keystone-gpio";

		reg = <0x00 0x42110000 0x00 0x100>;

		gpio-controller;

		#gpio-cells = <2>;

		interrupt-parent = <&wkup_gpio_intr>;

		interrupts = <103>, <104>, <105>, <106>, <107>, <108>;

		interrupt-controller;

		#interrupt-cells = <2>;

		#address-cells = <0>;

		ti,ngpio = <85>;

		ti,davinci-gpio-unbanked = <0>;

		power-domains = <&k3_pds 113 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 113 0>;

		clock-names = "gpio";

	};



	wkup_gpio1: gpio@42100000 {

		compatible = "ti,j721e-gpio", "ti,keystone-gpio";

		reg = <0x00 0x42100000 0x00 0x100>;

		gpio-controller;

		#gpio-cells = <2>;

		interrupt-parent = <&wkup_gpio_intr>;

		interrupts = <112>, <113>, <114>, <115>, <116>, <117>;

		interrupt-controller;

		#interrupt-cells = <2>;

		#address-cells = <0>;

		ti,ngpio = <85>;

		ti,davinci-gpio-unbanked = <0>;

		power-domains = <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 114 0>;

		clock-names = "gpio";

	};



	mcu_navss: bus@28380000 {

		compatible = "simple-mfd";

		#address-cells = <2>;