+3
−0
Loading
As the ECRC configuration bits are part of AER registers, configure ECRC only if AER is natively owned by the kernel. Link: https://lore.kernel.org/r/20230112072111.20063-1-vidyas@nvidia.com Signed-off-by:Vidya Sagar <vidyas@nvidia.com> Signed-off-by:
Bjorn Helgaas <bhelgaas@google.com>