Commit a03ce7d9 authored by sfking@fdwdc.com's avatar sfking@fdwdc.com Committed by Greg Ungerer
Browse files

generic GPIO support for the Freescale Coldfire 523x. 



Add support for the 523x.

Signed-off-by: default avatarSteven King <sfking@fdwdc.com>
Signed-off-by: default avatarGreg Ungerer <gerg@uclinux.org>
parent afde8560

arch/m68k/include/asm/m523xsim.h

+77 −0
Original line number Diff line number Diff line
@@ -50,5 +50,82 @@ 
#define	MCF_RCR_SWRESET		0x80		/* Software reset bit */

#define	MCF_RCR_FRCSTOUT	0x40		/* Force external reset */



#define MCFGPIO_PODR_ADDR	(MCF_IPSBAR + 0x100000)

#define MCFGPIO_PODR_DATAH	(MCF_IPSBAR + 0x100001)

#define MCFGPIO_PODR_DATAL	(MCF_IPSBAR + 0x100002)

#define MCFGPIO_PODR_BUSCTL	(MCF_IPSBAR + 0x100003)

#define MCFGPIO_PODR_BS		(MCF_IPSBAR + 0x100004)

#define MCFGPIO_PODR_CS		(MCF_IPSBAR + 0x100005)

#define MCFGPIO_PODR_SDRAM	(MCF_IPSBAR + 0x100006)

#define MCFGPIO_PODR_FECI2C	(MCF_IPSBAR + 0x100007)

#define MCFGPIO_PODR_UARTH	(MCF_IPSBAR + 0x100008)

#define MCFGPIO_PODR_UARTL	(MCF_IPSBAR + 0x100009)

#define MCFGPIO_PODR_QSPI	(MCF_IPSBAR + 0x10000A)

#define MCFGPIO_PODR_TIMER	(MCF_IPSBAR + 0x10000B)

#define MCFGPIO_PODR_ETPU	(MCF_IPSBAR + 0x10000C)



#define MCFGPIO_PDDR_ADDR	(MCF_IPSBAR + 0x100010)

#define MCFGPIO_PDDR_DATAH	(MCF_IPSBAR + 0x100011)

#define MCFGPIO_PDDR_DATAL	(MCF_IPSBAR + 0x100012)

#define MCFGPIO_PDDR_BUSCTL	(MCF_IPSBAR + 0x100013)

#define MCFGPIO_PDDR_BS		(MCF_IPSBAR + 0x100014)

#define MCFGPIO_PDDR_CS		(MCF_IPSBAR + 0x100015)

#define MCFGPIO_PDDR_SDRAM	(MCF_IPSBAR + 0x100016)

#define MCFGPIO_PDDR_FECI2C	(MCF_IPSBAR + 0x100017)

#define MCFGPIO_PDDR_UARTH	(MCF_IPSBAR + 0x100018)

#define MCFGPIO_PDDR_UARTL	(MCF_IPSBAR + 0x100019)

#define MCFGPIO_PDDR_QSPI	(MCF_IPSBAR + 0x10001A)

#define MCFGPIO_PDDR_TIMER	(MCF_IPSBAR + 0x10001B)

#define MCFGPIO_PDDR_ETPU	(MCF_IPSBAR + 0x10001C)



#define MCFGPIO_PPDSDR_ADDR	(MCF_IPSBAR + 0x100020)

#define MCFGPIO_PPDSDR_DATAH	(MCF_IPSBAR + 0x100021)

#define MCFGPIO_PPDSDR_DATAL	(MCF_IPSBAR + 0x100022)

#define MCFGPIO_PPDSDR_BUSCTL	(MCF_IPSBAR + 0x100023)

#define MCFGPIO_PPDSDR_BS	(MCF_IPSBAR + 0x100024)

#define MCFGPIO_PPDSDR_CS	(MCF_IPSBAR + 0x100025)

#define MCFGPIO_PPDSDR_SDRAM	(MCF_IPSBAR + 0x100026)

#define MCFGPIO_PPDSDR_FECI2C	(MCF_IPSBAR + 0x100027)

#define MCFGPIO_PPDSDR_UARTH	(MCF_IPSBAR + 0x100028)

#define MCFGPIO_PPDSDR_UARTL	(MCF_IPSBAR + 0x100029)

#define MCFGPIO_PPDSDR_QSPI	(MCF_IPSBAR + 0x10002A)

#define MCFGPIO_PPDSDR_TIMER	(MCF_IPSBAR + 0x10002B)

#define MCFGPIO_PPDSDR_ETPU	(MCF_IPSBAR + 0x10002C)



#define MCFGPIO_PCLRR_ADDR	(MCF_IPSBAR + 0x100030)

#define MCFGPIO_PCLRR_DATAH	(MCF_IPSBAR + 0x100031)

#define MCFGPIO_PCLRR_DATAL	(MCF_IPSBAR + 0x100032)

#define MCFGPIO_PCLRR_BUSCTL	(MCF_IPSBAR + 0x100033)

#define MCFGPIO_PCLRR_BS	(MCF_IPSBAR + 0x100034)

#define MCFGPIO_PCLRR_CS	(MCF_IPSBAR + 0x100035)

#define MCFGPIO_PCLRR_SDRAM	(MCF_IPSBAR + 0x100036)

#define MCFGPIO_PCLRR_FECI2C	(MCF_IPSBAR + 0x100037)

#define MCFGPIO_PCLRR_UARTH	(MCF_IPSBAR + 0x100038)

#define MCFGPIO_PCLRR_UARTL	(MCF_IPSBAR + 0x100039)

#define MCFGPIO_PCLRR_QSPI	(MCF_IPSBAR + 0x10003A)

#define MCFGPIO_PCLRR_TIMER	(MCF_IPSBAR + 0x10003B)

#define MCFGPIO_PCLRR_ETPU	(MCF_IPSBAR + 0x10003C)



/*

 * EPort

 */



#define MCFEPORT_EPDDR		(MCF_IPSBAR + 0x130002)

#define MCFEPORT_EPDR		(MCF_IPSBAR + 0x130004)

#define MCFEPORT_EPPDR		(MCF_IPSBAR + 0x130005)



/*

 * Generic GPIO support

 */

#define MCFGPIO_PODR			MCFGPIO_PODR_ADDR

#define MCFGPIO_PDDR			MCFGPIO_PDDR_ADDR

#define MCFGPIO_PPDR			MCFGPIO_PPDSDR_ADDR

#define MCFGPIO_SETR			MCFGPIO_PPDSDR_ADDR

#define MCFGPIO_CLRR			MCFGPIO_PCLRR_ADDR



#define MCFGPIO_PIN_MAX			107

#define MCFGPIO_IRQ_MAX			8

#define MCFGPIO_IRQ_VECBASE		MCFINT_VECBASE



/****************************************************************************/

#endif	/* m523xsim_h */

arch/m68knommu/platform/523x/Makefile

+1 −1
Original line number Diff line number Diff line
@@ -14,4 +14,4 @@ 


asflags-$(CONFIG_FULLDEBUG) := -DDEBUGGER_COMPATIBLE_CACHE=1



obj-y := config.o
 
obj-y := config.o gpio.o

arch/m68knommu/platform/523x/gpio.c

0 → 100644
+283 −0
Original line number Diff line number Diff line 
/*

 * Coldfire generic GPIO support

 *

 * (C) Copyright 2009, Steven King <sfking@fdwdc.com>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; version 2 of the License.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

*/



#include <linux/kernel.h>

#include <linux/init.h>



#include <asm/coldfire.h>

#include <asm/mcfsim.h>

#include <asm/mcfgpio.h>



static struct mcf_gpio_chip mcf_gpio_chips[] = {

	{

		.gpio_chip			= {

			.label			= "PIRQ",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value,

			.ngpio			= 8,

		},

		.pddr				= MCFEPORT_EPDDR,

		.podr				= MCFEPORT_EPDR,

		.ppdr				= MCFEPORT_EPPDR,

	},

	{

		.gpio_chip			= {

			.label			= "ADDR",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 13,

			.ngpio			= 3,

		},

		.pddr				= MCFGPIO_PDDR_ADDR,

		.podr				= MCFGPIO_PODR_ADDR,

		.ppdr				= MCFGPIO_PPDSDR_ADDR,

		.setr				= MCFGPIO_PPDSDR_ADDR,

		.clrr				= MCFGPIO_PCLRR_ADDR,

	},

	{

		.gpio_chip			= {

			.label			= "DATAH",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 16,

			.ngpio			= 8,

		},

		.pddr				= MCFGPIO_PDDR_DATAH,

		.podr				= MCFGPIO_PODR_DATAH,

		.ppdr				= MCFGPIO_PPDSDR_DATAH,

		.setr				= MCFGPIO_PPDSDR_DATAH,

		.clrr				= MCFGPIO_PCLRR_DATAH,

	},

	{

		.gpio_chip			= {

			.label			= "DATAL",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 24,

			.ngpio			= 8,

		},

		.pddr				= MCFGPIO_PDDR_DATAL,

		.podr				= MCFGPIO_PODR_DATAL,

		.ppdr				= MCFGPIO_PPDSDR_DATAL,

		.setr				= MCFGPIO_PPDSDR_DATAL,

		.clrr				= MCFGPIO_PCLRR_DATAL,

	},

	{

		.gpio_chip			= {

			.label			= "BUSCTL",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 32,

			.ngpio			= 8,

		},

		.pddr				= MCFGPIO_PDDR_BUSCTL,

		.podr				= MCFGPIO_PODR_BUSCTL,

		.ppdr				= MCFGPIO_PPDSDR_BUSCTL,

		.setr				= MCFGPIO_PPDSDR_BUSCTL,

		.clrr				= MCFGPIO_PCLRR_BUSCTL,

	},

	{

		.gpio_chip			= {

			.label			= "BS",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 40,

			.ngpio			= 4,

		},

		.pddr				= MCFGPIO_PDDR_BS,

		.podr				= MCFGPIO_PODR_BS,

		.ppdr				= MCFGPIO_PPDSDR_BS,

		.setr				= MCFGPIO_PPDSDR_BS,

		.clrr				= MCFGPIO_PCLRR_BS,

	},

	{

		.gpio_chip			= {

			.label			= "CS",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 49,

			.ngpio			= 7,

		},

		.pddr				= MCFGPIO_PDDR_CS,

		.podr				= MCFGPIO_PODR_CS,

		.ppdr				= MCFGPIO_PPDSDR_CS,

		.setr				= MCFGPIO_PPDSDR_CS,

		.clrr				= MCFGPIO_PCLRR_CS,

	},

	{

		.gpio_chip			= {

			.label			= "SDRAM",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 56,

			.ngpio			= 6,

		},

		.pddr				= MCFGPIO_PDDR_SDRAM,

		.podr				= MCFGPIO_PODR_SDRAM,

		.ppdr				= MCFGPIO_PPDSDR_SDRAM,

		.setr				= MCFGPIO_PPDSDR_SDRAM,

		.clrr				= MCFGPIO_PCLRR_SDRAM,

	},

	{

		.gpio_chip			= {

			.label			= "FECI2C",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 64,

			.ngpio			= 4,

		},

		.pddr				= MCFGPIO_PDDR_FECI2C,

		.podr				= MCFGPIO_PODR_FECI2C,

		.ppdr				= MCFGPIO_PPDSDR_FECI2C,

		.setr				= MCFGPIO_PPDSDR_FECI2C,

		.clrr				= MCFGPIO_PCLRR_FECI2C,

	},

	{

		.gpio_chip			= {

			.label			= "UARTH",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 72,

			.ngpio			= 2,

		},

		.pddr				= MCFGPIO_PDDR_UARTH,

		.podr				= MCFGPIO_PODR_UARTH,

		.ppdr				= MCFGPIO_PPDSDR_UARTH,

		.setr				= MCFGPIO_PPDSDR_UARTH,

		.clrr				= MCFGPIO_PCLRR_UARTH,

	},

	{

		.gpio_chip			= {

			.label			= "UARTL",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 80,

			.ngpio			= 8,

		},

		.pddr				= MCFGPIO_PDDR_UARTL,

		.podr				= MCFGPIO_PODR_UARTL,

		.ppdr				= MCFGPIO_PPDSDR_UARTL,

		.setr				= MCFGPIO_PPDSDR_UARTL,

		.clrr				= MCFGPIO_PCLRR_UARTL,

	},

	{

		.gpio_chip			= {

			.label			= "QSPI",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 88,

			.ngpio			= 5,

		},

		.pddr				= MCFGPIO_PDDR_QSPI,

		.podr				= MCFGPIO_PODR_QSPI,

		.ppdr				= MCFGPIO_PPDSDR_QSPI,

		.setr				= MCFGPIO_PPDSDR_QSPI,

		.clrr				= MCFGPIO_PCLRR_QSPI,

	},

	{

		.gpio_chip			= {

			.label			= "TIMER",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 96,

			.ngpio			= 4,

		},

		.pddr				= MCFGPIO_PDDR_TIMER,

		.podr				= MCFGPIO_PODR_TIMER,

		.ppdr				= MCFGPIO_PPDSDR_TIMER,

		.setr				= MCFGPIO_PPDSDR_TIMER,

		.clrr				= MCFGPIO_PCLRR_TIMER,

	},

	{

		.gpio_chip			= {

			.label			= "ETPU",

			.request		= mcf_gpio_request,

			.free			= mcf_gpio_free,

			.direction_input	= mcf_gpio_direction_input,

			.direction_output	= mcf_gpio_direction_output,

			.get			= mcf_gpio_get_value,

			.set			= mcf_gpio_set_value_fast,

			.base			= 104,

			.ngpio			= 3,

		},

		.pddr				= MCFGPIO_PDDR_ETPU,

		.podr				= MCFGPIO_PODR_ETPU,

		.ppdr				= MCFGPIO_PPDSDR_ETPU,

		.setr				= MCFGPIO_PPDSDR_ETPU,

		.clrr				= MCFGPIO_PCLRR_ETPU,

	},

};



static int __init mcf_gpio_init(void)

{

	unsigned i = 0;

	while (i < ARRAY_SIZE(mcf_gpio_chips))

		(void)gpiochip_add((struct gpio_chip *)&mcf_gpio_chips[i++]);

	return 0;

}



core_initcall(mcf_gpio_init);