Commit 97c2eba5 authored by Muhammad Ahmed's avatar Muhammad Ahmed Committed by Alex Deucher
Browse files

drm/amd/display: disable clock gating logic reversed bug fix



[Why]
disable clock gating logic reversed bug fix

Reviewed-by: default avatarCharlene Liu <charlene.liu@amd.com>
Acked-by: default avatarStylon Wang <stylon.wang@amd.com>
Signed-off-by: default avatarMuhammad Ahmed <ahmed.ahmed@amd.com>
Tested-by: default avatarDaniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent ad5594ad
Loading
Loading
Loading
Loading
+2 −2
Original line number Diff line number Diff line
@@ -1018,8 +1018,8 @@ void hubbub31_init(struct hubbub *hubbub)
		/*done in hwseq*/
		/*REG_UPDATE(DCFCLK_CNTL, DCFCLK_GATE_DIS, 0);*/
		REG_UPDATE_2(DCHUBBUB_CLOCK_CNTL,
				DISPCLK_R_DCHUBBUB_GATE_DIS, 0,
				DCFCLK_R_DCHUBBUB_GATE_DIS, 0);
				DISPCLK_R_DCHUBBUB_GATE_DIS, 1,
				DCFCLK_R_DCHUBBUB_GATE_DIS, 1);
	}

	/*
+2 −2
Original line number Diff line number Diff line
@@ -955,8 +955,8 @@ void hubbub32_init(struct hubbub *hubbub)
		/*REG_UPDATE(DCFCLK_CNTL, DCFCLK_GATE_DIS, 0);*/

		REG_UPDATE_2(DCHUBBUB_CLOCK_CNTL,
			DISPCLK_R_DCHUBBUB_GATE_DIS, 0,
			DCFCLK_R_DCHUBBUB_GATE_DIS, 0);
			DISPCLK_R_DCHUBBUB_GATE_DIS, 1,
			DCFCLK_R_DCHUBBUB_GATE_DIS, 1);
	}
	/*
	ignore the "df_pre_cstate_req" from the SDP port control.