Commit 901c8653 authored by Thierry Reding's avatar Thierry Reding
Browse files

ARM: tegra: Remove simple clocks bus



The standard way to do this is to list out the clocks at the top-level.
Adopt the standard way to fix validation.

Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 578bd8e0
Loading
Loading
Loading
Loading
+4 −11
Original line number Diff line number Diff line
@@ -1152,17 +1152,10 @@ backlight: backlight {
		default-brightness-level = <6>;
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	gpio-keys {
+4 −11
Original line number Diff line number Diff line
@@ -1016,17 +1016,10 @@ backlight: backlight {
		enable-gpios = <&gpio TEGRA_GPIO(H, 2) GPIO_ACTIVE_HIGH>;
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	gpio-keys {
+4 −11
Original line number Diff line number Diff line
@@ -273,17 +273,10 @@ backlight: backlight {
		power-supply = <&lcd_bl_en>;
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	gpio-keys {
+4 −11
Original line number Diff line number Diff line
@@ -1862,17 +1862,10 @@ usb-phy@7d008000 {
		vbus-supply = <&vdd_usb3_vbus>;
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	cpus {
+4 −11
Original line number Diff line number Diff line
@@ -579,17 +579,10 @@ backlight: backlight {
			 256>;
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	cpus {
Loading