Commit 5cf0cdbd authored by Dmitry Osipenko's avatar Dmitry Osipenko Committed by Thierry Reding
Browse files

ARM: tegra: Add interconnect properties to Tegra124 device-tree



Add interconnect properties to the Memory Controller, External Memory
Controller and the Display Controller nodes in order to describe hardware
interconnection.

Signed-off-by: default avatarDmitry Osipenko <digetx@gmail.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 69ea8fa7
Loading
Loading
Loading
Loading
+25 −0
Original line number Diff line number Diff line
@@ -113,6 +113,19 @@ dc@54200000 {
			iommus = <&mc TEGRA_SWGROUP_DC>;

			nvidia,head = <0>;

			interconnects = <&mc TEGRA124_MC_DISPLAY0A &emc>,
					<&mc TEGRA124_MC_DISPLAY0B &emc>,
					<&mc TEGRA124_MC_DISPLAY0C &emc>,
					<&mc TEGRA124_MC_DISPLAYHC &emc>,
					<&mc TEGRA124_MC_DISPLAYD &emc>,
					<&mc TEGRA124_MC_DISPLAYT &emc>;
			interconnect-names = "wina",
					     "winb",
					     "winc",
					     "cursor",
					     "wind",
					     "wint";
		};

		dc@54240000 {
@@ -127,6 +140,15 @@ dc@54240000 {
			iommus = <&mc TEGRA_SWGROUP_DCB>;

			nvidia,head = <1>;

			interconnects = <&mc TEGRA124_MC_DISPLAY0AB &emc>,
					<&mc TEGRA124_MC_DISPLAY0BB &emc>,
					<&mc TEGRA124_MC_DISPLAY0CB &emc>,
					<&mc TEGRA124_MC_DISPLAYHCB &emc>;
			interconnect-names = "wina",
					     "winb",
					     "winc",
					     "cursor";
		};

		hdmi: hdmi@54280000 {
@@ -628,6 +650,7 @@ mc: memory-controller@70019000 {

		#iommu-cells = <1>;
		#reset-cells = <1>;
		#interconnect-cells = <1>;
	};

	emc: external-memory-controller@7001b000 {
@@ -637,6 +660,8 @@ emc: external-memory-controller@7001b000 {
		clock-names = "emc";

		nvidia,memory-controller = <&mc>;

		#interconnect-cells = <0>;
	};

	sata@70020000 {