Commit 2ed3b5d9 authored by Biju Das's avatar Biju Das Committed by Geert Uytterhoeven
Browse files

arm64: dts: renesas: rzg2lc-smarc: Add macros for DIP-Switch settings 



RZ/G2LC SoM uses DIP-SWitch SW1 for various pin multiplexing functions.

This patch describes DIP-SWitch SW1 settings on SoM and adds the
corresponding macros for enabling pinmux functionality on RZ/G2LC
SMARC EVK.

Signed-off-by: default avatarBiju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: default avatarLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20220203170636.7747-3-biju.das.jz@bp.renesas.com


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 726fd781

arch/arm64/boot/dts/renesas/r9a07g044c2-smarc.dts

+1 −3
Original line number Diff line number Diff line
@@ -7,9 +7,7 @@ 


/dts-v1/;

#include "r9a07g044c2.dtsi"

#include "rzg2lc-smarc-som.dtsi"

#include "rzg2lc-smarc-pinfunction.dtsi"

#include "rz-smarc-common.dtsi"

#include "rzg2lc-smarc.dtsi"



/ {

	model = "Renesas SMARC EVK based on r9a07g044c2";

arch/arm64/boot/dts/renesas/rzg2lc-smarc.dtsi

0 → 100644
+36 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

/*

 * Device Tree Source for the RZ/G2LC SMARC EVK parts

 *

 * Copyright (C) 2022 Renesas Electronics Corp.

 */



#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>



/*

 * DIP-Switch SW1 setting on SoM

 * 1 : High; 0: Low

 * SW1-2 : SW_SD0_DEV_SEL	(1: eMMC; 0: uSD)

 * SW1-3 : SW_SCIF_CAN		(1: CAN1; 0: SCIF1)

 * SW1-4 : SW_RSPI_CAN		(1: CAN1; 0: RSPI1)

 * SW1-5 : SW_I2S0_I2S1		(1: I2S2 (HDMI audio); 0: I2S0)

 * Please change below macros according to SW1 setting

 */



#define SW_SCIF_CAN	0

#if (SW_SCIF_CAN)

/* Due to HW routing, SW_RSPI_CAN is always 0 when SW_SCIF_CAN is set to 1 */

#define SW_RSPI_CAN	0

#else

/* Please set SW_RSPI_CAN. Default value is 1 */

#define SW_RSPI_CAN	1

#endif



#if (SW_SCIF_CAN & SW_RSPI_CAN)

#error "Can not set 1 to both SW_SCIF_CAN and SW_RSPI_CAN due to HW routing"

#endif



#include "rzg2lc-smarc-som.dtsi"

#include "rzg2lc-smarc-pinfunction.dtsi"

#include "rz-smarc-common.dtsi"