drm/nvc0/pm: restrict pll mode to clocks that can actually use it
Fixes reclocking failure on some chips where we attempted to set PDAEMON
to PLL mode.
Signed-off-by:
Ben Skeggs <bskeggs@redhat.com>
parent
44ab8cc5
Please register or sign in to comment