Commit 120c7a58 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven
Browse files

arm64: dts: renesas: r8a779g0: Add GPIO nodes 



Add device nodes for the General Purpose Input/Output (GPIO) blocks on
the Renesas R-Car V4H (R8A779G0) SoC.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/81176a5e12a5828cdcdd4b107d0b2e5970232c31.1662715538.git.geert+renesas@glider.be
parent 9c1277a2

arch/arm64/boot/dts/renesas/r8a779g0.dtsi

+135 −0
Original line number Diff line number Diff line
@@ -79,6 +79,141 @@ pfc: pinctrl@e6050000 { 
			      <0 0xe6068000 0 0x16c>;

		};



		gpio0: gpio@e6050180 {

			compatible = "renesas,gpio-r8a779g0",

				     "renesas,rcar-gen4-gpio";

			reg = <0 0xe6050180 0 0x54>;

			interrupts = <GIC_SPI 619 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 915>;

			power-domains = <&sysc R8A779G0_PD_ALWAYS_ON>;

			resets = <&cpg 915>;

			gpio-controller;

			#gpio-cells = <2>;

			gpio-ranges = <&pfc 0 0 19>;

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		gpio1: gpio@e6050980 {

			compatible = "renesas,gpio-r8a779g0",

				     "renesas,rcar-gen4-gpio";

			reg = <0 0xe6050980 0 0x54>;

			interrupts = <GIC_SPI 623 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 915>;

			power-domains = <&sysc R8A779G0_PD_ALWAYS_ON>;

			resets = <&cpg 915>;

			gpio-controller;

			#gpio-cells = <2>;

			gpio-ranges = <&pfc 0 32 29>;

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		gpio2: gpio@e6058180 {

			compatible = "renesas,gpio-r8a779g0",

				     "renesas,rcar-gen4-gpio";

			reg = <0 0xe6058180 0 0x54>;

			interrupts = <GIC_SPI 627 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 916>;

			power-domains = <&sysc R8A779G0_PD_ALWAYS_ON>;

			resets = <&cpg 916>;

			gpio-controller;

			#gpio-cells = <2>;

			gpio-ranges = <&pfc 0 64 20>;

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		gpio3: gpio@e6058980 {

			compatible = "renesas,gpio-r8a779g0",

				     "renesas,rcar-gen4-gpio";

			reg = <0 0xe6058980 0 0x54>;

			interrupts = <GIC_SPI 631 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 916>;

			power-domains = <&sysc R8A779G0_PD_ALWAYS_ON>;

			resets = <&cpg 916>;

			gpio-controller;

			#gpio-cells = <2>;

			gpio-ranges = <&pfc 0 96 30>;

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		gpio4: gpio@e6060180 {

			compatible = "renesas,gpio-r8a779g0",

				     "renesas,rcar-gen4-gpio";

			reg = <0 0xe6060180 0 0x54>;

			interrupts = <GIC_SPI 635 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 917>;

			power-domains = <&sysc R8A779G0_PD_ALWAYS_ON>;

			resets = <&cpg 917>;

			gpio-controller;

			#gpio-cells = <2>;

			gpio-ranges = <&pfc 0 128 25>;

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		gpio5: gpio@e6060980 {

			compatible = "renesas,gpio-r8a779g0",

				     "renesas,rcar-gen4-gpio";

			reg = <0 0xe6060980 0 0x54>;

			interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 917>;

			power-domains = <&sysc R8A779G0_PD_ALWAYS_ON>;

			resets = <&cpg 917>;

			gpio-controller;

			#gpio-cells = <2>;

			gpio-ranges = <&pfc 0 160 21>;

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		gpio6: gpio@e6061180 {

			compatible = "renesas,gpio-r8a779g0",

				     "renesas,rcar-gen4-gpio";

			reg = <0 0xe6061180 0 0x54>;

			interrupts = <GIC_SPI 643 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 917>;

			power-domains = <&sysc R8A779G0_PD_ALWAYS_ON>;

			resets = <&cpg 917>;

			gpio-controller;

			#gpio-cells = <2>;

			gpio-ranges = <&pfc 0 192 21>;

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		gpio7: gpio@e6061980 {

			compatible = "renesas,gpio-r8a779g0",

				     "renesas,rcar-gen4-gpio";

			reg = <0 0xe6061980 0 0x54>;

			interrupts = <GIC_SPI 647 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 917>;

			power-domains = <&sysc R8A779G0_PD_ALWAYS_ON>;

			resets = <&cpg 917>;

			gpio-controller;

			#gpio-cells = <2>;

			gpio-ranges = <&pfc 0 224 21>;

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		gpio8: gpio@e6068180 {

			compatible = "renesas,gpio-r8a779g0",

				     "renesas,rcar-gen4-gpio";

			reg = <0 0xe6068180 0 0x54>;

			interrupts = <GIC_SPI 651 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 918>;

			power-domains = <&sysc R8A779G0_PD_ALWAYS_ON>;

			resets = <&cpg 918>;

			gpio-controller;

			#gpio-cells = <2>;

			gpio-ranges = <&pfc 0 256 14>;

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		cpg: clock-controller@e6150000 {

			compatible = "renesas,r8a779g0-cpg-mssr";

			reg = <0 0xe6150000 0 0x4000>;