Commits · nix · github.com / freechipsproject / chisel3

Mar 02, 2023
- add nix · 666fb993
  Jiuyang Liu authored Mar 02, 2023
  
  666fb993
Mar 01, 2023

Merge pull request #2984 from chipsalliance/chisel5-slice-n-dice · a0dd41b8
Jack Koenig authored Feb 28, 2023
```
[chisel5] Remove SFC Compiler from FIRRTL Subtree
```
a0dd41b8

[chisel5] Fix FIRRTL doc warnings, make fatal · 1c0b27d0

Schuyler Eldridge authored Feb 28, 2023



Fix all FIRRTL Scaladoc warnings and re-enable fatal warnings when
building the docs.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

1c0b27d0

[chisel5] Remove FIRRTL Test Resources · 51d53bcb
Schuyler Eldridge authored Feb 24, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
51d53bcb
[chisel5] Import cleanup · 77d4718e
Schuyler Eldridge authored Feb 24, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
77d4718e
[chisel5] IR Cleanup · 15bb99e8
Schuyler Eldridge authored Feb 24, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
15bb99e8
[chisel5] Remove MultiInfo · a796c246
Schuyler Eldridge authored Feb 24, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
a796c246
[chisel5] Remove DeletedAnnotation · 5ed70686
Schuyler Eldridge authored Feb 24, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
5ed70686
[chisel5] Remove MultiTargetAnnotation · 94a048ca
Schuyler Eldridge authored Feb 24, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
94a048ca
[chisel5] Re-enable fatal website warnings · 40ef1c34
Schuyler Eldridge authored Feb 24, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
40ef1c34

[chisel5] Fix FIRRTL Compile Warnings · 9354b269

Schuyler Eldridge authored Feb 24, 2023



Fix all FIRRTL compile warnings and enable fatal warnings for FIRRTL
compilation.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

9354b269

[chisel5] Prune Annotation Methods · 5560979c
Schuyler Eldridge authored Feb 24, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
5560979c

[chisel5] Remove vestigial logback resource · 2e80ffac

Schuyler Eldridge authored Feb 23, 2023

FIRRTL hasn't had custom logging since it was removed in
3e626e39

.  Remove a resource that was missed in
this original purge.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

2e80ffac

[chisel5] Remove Deprecate FIRRTL features · cb9020ff
Schuyler Eldridge authored Feb 23, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
cb9020ff
[chisel5] Remove RenameMap deprecations · 2fea7d9c
Schuyler Eldridge authored Feb 23, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
2fea7d9c
[chisel5] Miscellaneous cleanup · c6bc217e
Schuyler Eldridge authored Feb 23, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
c6bc217e
[chisel5] Remove Kind and Flow · 799bc8cc
Schuyler Eldridge authored Feb 23, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
799bc8cc

[chisel5] Remove Constraint and Vestigial Infra · 7f16f140

Schuyler Eldridge authored Feb 23, 2023



Remove infrastructure related to constraint solving and vestigial
infrastructure related to interval types.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

7f16f140

[chisel5] Remove constraints/constraint solver · a8e39a61
Schuyler Eldridge authored Feb 23, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
a8e39a61
[chisel5] Remove PrimOp.propagateType · 78dc00f6
Schuyler Eldridge authored Feb 23, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
78dc00f6
[chisel5] Remove Foreachers · 9dc45bea
Schuyler Eldridge authored Feb 17, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
9dc45bea
[chisel5] Clean out Compiler.scala · 0cfda2cf
Schuyler Eldridge authored Feb 17, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
0cfda2cf
[chisel5] Remove Transform · bc908d2b
Schuyler Eldridge authored Feb 17, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
bc908d2b

[chisel5] rm RunFirrtlTransform, init rm Transform · bd1f16d1

Schuyler Eldridge authored Feb 17, 2023



Remove RunFirrtlTransform and RunFirrtlTransformAnnotation.  This is
preparatory work from removing Transform.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

bd1f16d1

[chisel5] Purge Emitter, fix AddImpliictOutputFile · c23286fa

Schuyler Eldridge authored Feb 17, 2023



Rip out unused things from Emitter.scala.  Move the
AddImplicitOutputFile phase from firrtl to circt and update this to do
the right thing with a SplitVerilog annotation.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

c23286fa

[chisel5] Remove FIRRTL backend · 6773690b

Schuyler Eldridge authored Feb 17, 2023

Remove the FIRRTL backend. This does not remove FIRRTL serialization,
just the SFC Transforms that create EmittedFirrtlModule annotations. A
FIRRTL circuit can still be serialized to text in the normal way.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

6773690b

[chisel5] Remove FIRRTL parser · 2e212048
Schuyler Eldridge authored Feb 17, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
2e212048
[chisel5] Remove InstanceKeyGraph · 6d378afb
Schuyler Eldridge authored Feb 17, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
6d378afb
[chisel5] Remove Protobuf · 4fa7caf2
Schuyler Eldridge authored Feb 17, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
4fa7caf2
[chisel5] Remove unneeded firrtl/ files, scripts · 18393f75
Schuyler Eldridge authored Feb 17, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
18393f75
[chisel5] Remove Fuzzer/JQF · f7191c29
Schuyler Eldridge authored Feb 17, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
f7191c29

[chisel5] Remove all WIR that is not IR · 7faa046b

Schuyler Eldridge authored Feb 16, 2023

Remove everything from WIR.scala (Working IR) which is not actually IR.
I.e., this removes everything except CHIRRTL constructs and Kind/Flow.
A method is moved into CheckTypes that is used by Chisel to determine
connection validity. This was unnecessarily bouncing through
WrappedType when it can be simplified to not do the boxing.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

7faa046b

[chisel5] Remove ConvertLegacyAnnotations phase · 1a565b58
Schuyler Eldridge authored Feb 16, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
1a565b58
[chisel5] Remove EdgeData.scala · 6f2f83a4
Schuyler Eldridge authored Feb 16, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
6f2f83a4
[chisel5] Remove Pass and things now unused · 1b74d2c8
Schuyler Eldridge authored Feb 16, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
1b74d2c8
[chisel5] Remove RegisteredTransform · a8494257
Schuyler Eldridge authored Feb 16, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
a8494257
[chisel5] Remove Mappers · 7b3eaf03
Schuyler Eldridge authored Feb 16, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
7b3eaf03
[chisel5] Miscellaneous Cleanup, Purge Utils · 7774af23
Schuyler Eldridge authored Feb 16, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
7774af23
[chisel5] Miscellaneous cleanup · 03aa2372
Schuyler Eldridge authored Feb 16, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
03aa2372
[chisel5] Remove Compiler transform · 5fd1c636
Schuyler Eldridge authored Feb 16, 2023
```
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
```
5fd1c636