- Apr 26, 2024
-
-
Will Dietz authored
Better to point to where the intrinsic was used, not where the wrapper is defined.
-
- Apr 25, 2024
-
-
Jiuyang Liu authored
-
- Apr 24, 2024
-
-
Jiuyang Liu authored
* minimal reproduce Nested Instantiate bug * expose cache and elaborated defination to inner defination * fix up
-
Will Dietz authored
Restore #3912 and #3825. Use intrinsic expression instead of intrinsic module. This reverts commit 347d82b8.
-
- Apr 19, 2024
-
-
Jiuyang Liu authored
* implement the instantiable SerializableModule * add test
-
Raffaele Meloni authored
-
- Apr 18, 2024
-
-
Jiuyang Liu authored
-
Will Dietz authored
-
Will Dietz authored
* SizeOf: Use intrinsic expression instead of IntrinsicModule. * mux2cell, mux4cell: Use intrinsic expression. * isX: use intrinsic expression. * PlusArgsValue: use intrinsic expression * PlusArgsTest: IntrinsicExpr, drop unused type argument. Preserve old interface but mark deprecated. * clock gate: use intrinsic expression. * tests: split out FIRRTL generation test from compile check.
-
Jack Koenig authored
-
Jack Koenig authored
-
Will Dietz authored
-
Chisel Bot authored
* [binder] Support constructing integers larger than 64 bits * [cd] Bump CIRCT from firtool-1.72.0 to firtool-1.73.0 * mill format Co-authored-by:
Asuna <SpriteOvO@gmail.com> Co-authored-by:
chiselbot <chiselbot@users.noreply.github.com> Co-authored-by:
Will Dietz <will.dietz@sifive.com>
-
- Apr 16, 2024
-
-
Mike Urbach authored
This follows up on https://github.com/chipsalliance/chisel/pull/3960 to address the behavior at the final module for the sink being driven. We already have special handling for boring out from the original source, and we need the inverse here. When we reach the final sink, if it is an input port, we should use it, rather than boring into the module and connecting to it.
-
- Apr 15, 2024
-
-
Ocean Shen authored
* bump nix flake.lock * Add integration test for PanamaConverter
-
- Apr 13, 2024
-
-
Jiuyang Liu authored
* reformat lit, panama libraries * reformat sc files * use mill to check format * use setup-java@v4 for CI * Add license to Benchmark.scala and run Scalafmt on benchmark module * Update CONTRIBUTING with new mill scalafmt instructions --------- Co-authored-by:Jack Koenig <koenig@sifive.com>
-
Jack Koenig authored
Optimize truth table merge
-
- Apr 12, 2024
-
-
Jack Koenig authored
Most TruthTables have a default of all dont care. We can optimize this common case by doing actual work in TruthTable.split and TruthTable.merge.
-
Jack Koenig authored
-
Jack Koenig authored
This allows it to test package private methods.
-
Jack Koenig authored
-
Jack Koenig authored
-
Mike Urbach authored
The user can override this method to customize how their Data applies waive, squeeze, and exclude in its Connectable.
-
- Apr 11, 2024
-
-
Kamyar Mohajerani authored
- Changed TraceStyle.Vcd to include a trace file name - Added OptimizationStyle.OptimizeForSimulationSpeed and associated Verilator flags - Added a sys.addShutdownHook to kill the simulation process in case of Ctrl+C etc. Tested on MacOS only. Seems to be _mostly_ working, so probably better than nothing.
-
Schuyler Eldridge authored
Fix a bug where a layer definition would only be added to Builder state if it was used in a layer block. Also add these layers to the Builder state if they are used by a layer-colored probe type or by a module's enable layer. Fixes #3983. Signed-off-by:Schuyler Eldridge <schuyler.eldridge@sifive.com>
-
- Apr 10, 2024
-
-
Jack Koenig authored
Previously, the function would infinitely recurse resulting in a stack overflow.
-
- Apr 09, 2024
-
-
Chisel Bot authored
* Update firtool emission option for verification flavors * [binder] Support constructing integers larger than 64 bits * [cd] Bump CIRCT from firtool-1.71.0 to firtool-1.72.0 Co-authored-by:
Asuna <SpriteOvO@gmail.com> Co-authored-by:
chiselbot <chiselbot@users.noreply.github.com>
-
- Apr 06, 2024
-
-
Jack Koenig authored
-
- Apr 04, 2024
-
-
Jack Koenig authored
-
- Apr 03, 2024
-
-
Mike Urbach authored
This API allows users to bore to a sink they plan to drive, which complements the existing API to bore from a source to read.
-
- Apr 02, 2024
-
-
Deborah Soung authored
-
Jack Koenig authored
-
- Mar 31, 2024
-
-
Asuna authored
* Specify right convention for modules * Specify `desiredName` as `defname` for `extmodule`
-
- Mar 28, 2024
-
-
Raffaele Meloni authored
Make Workspace parametric: allow running a simulation in ChiselSim with different firtool options i.e. -g (#3932)
-
Chisel Bot authored
This is an automated commit generated by the `circt/update-circt` GitHub Action. Co-authored-by:chiselbot <chiselbot@users.noreply.github.com>
-
- Mar 27, 2024
-
-
Asuna authored
Co-authored-by:Jack Koenig <koenig@sifive.com>
-
Jack Koenig authored
The website build has started failing for an unknown reason, but there was a warning about the Algolia integration and bumping Docusaurus seems to fix the issue. Docusaurus 3.1.1 introduces checks for broken anchors which is also fixed in this PR. One of the broken anchors was to a section on FixedPoint, as FixedPoint was removed, this section was deleted.
-
- Mar 26, 2024
-
-
Michael Maloney authored
-
Jack Koenig authored
-
- Mar 23, 2024
-
-
Asuna authored
-