- May 02, 2015
-
-
jackbackrack authored
-
jackbackrack authored
-
azidar authored
-
- May 01, 2015
-
-
jackbackrack authored
-
azidar authored
-
jackbackrack authored
-
jackbackrack authored
-
azidar authored
-
- Apr 30, 2015
-
-
jackbackrack authored
-
jackbackrack authored
-
jackbackrack authored
-
azidar authored
-
azidar authored
Made temp name generation counter, as well as the name, based off the eventual named assignment. Should be very clear what caused the generation of the temp, and the numbering is based off of that cause, not a global counter
-
azidar authored
-
jackbackrack authored
-
jackbackrack authored
-
azidar authored
-
- Apr 29, 2015
-
-
jackbackrack authored
-
azidar authored
-
azidar authored
Instances are now male. Reworked lowering pass to be sane. chisel3/ModuleVec.fir doesn't work because incorrecly generated?
-
- Apr 28, 2015
-
-
jackbackrack authored
-
jackbackrack authored
-
azidar authored
-
azidar authored
-
- Apr 27, 2015
-
-
jackbackrack authored
-
jackbackrack authored
-
- Apr 25, 2015
-
-
azidar authored
-
azidar authored
-
azidar authored
-
azidar authored
-
jackbackrack authored
-
azidar authored
-
azidar authored
Conflicts: TODO src/main/stanza/passes.stanza
-
azidar authored
-
jackbackrack authored
-
azidar authored
-
jackbackrack authored
-
jackbackrack authored
-
azidar authored
-
azidar authored
Fixed width inference bug where later constraints on the output width were not propogating to the input widths, for primops
-