Skip to content
GitLab
Unverified Commit efdefde2 authored by Carlos Eduardo's avatar Carlos Eduardo Committed by GitHub
Browse files

Create annotation to allow inline readmem in Verilog (#2107) 

This PR adds a new annotation allowing inline loading for memory files
in Verilog code.
parent 8a4c156f
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment