Skip to content
GitLab
Commit dc80d4f5 authored by azidar's avatar azidar
Browse files

Emit random initialization instead of zero initialization for Verilog reg

parent 934c9953
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment