Fix ChiselEnum docs (#2016) (#2017)

Also add newline to end of `verilog` modifier code blocks so that there
is always a newline between code blocks and following material.

(cherry picked from commit 558df41d

)

Co-authored-by: Jack Koenig <koenig@sifive.com>