Skip to content
GitLab
Commit cd055102 authored by Jared Barocsi's avatar Jared Barocsi
Browse files

Add clock wire for each memory port, allowing them to be optionally driven by different clocks

parent ffba3bbc
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment