WIP. Compiles and almost done with verilog backend. Need to think about...

WIP. Compiles and almost done with verilog backend. Need to think about emitting ports (and the assignments to them)