Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
github.com
freechipsproject
chisel3
Commits
bc05b7da
You need to sign in or sign up before continuing.
Commit
bc05b7da
authored
Apr 02, 2017
by
Jack Koenig
Committed by
Andrew Waterman
Apr 02, 2017
Browse files
Make Module instantiations draw clock from Builder instead of parent (#568)
Fixes #567
parent
d72bcca4
Changes
2
Hide whitespace changes
Inline
Side-by-side
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment