Skip to content
GitLab
Commit b7dcc8cc authored by jackkoenig's avatar jackkoenig
Browse files

WIP Moving Scala FIRRTL to match spec 0.2.0. Not everything is implemented... 

WIP Moving Scala FIRRTL to match spec 0.2.0. Not everything is implemented (notably stop, printf, mux, validif, ubits, sbits, readers, writers, and readwriters are incomplete)
parent 6c2b6ea5
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment