Skip to content
GitLab
Commit a97fbfca authored by Adam Izraelevitz's avatar Adam Izraelevitz Committed by GitHub
Browse files

Added API to get Verilog from Chisel (#676) 

* Added API to get Verilog from Chisel

* Removed second emitVerilog implementation, added scaladoc
parent 1be90a1e
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment