Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
github.com
freechipsproject
chisel3
Commits
9938d33e
Commit
9938d33e
authored
Aug 02, 2015
by
Andrew Waterman
Browse files
Work around FIRRTL initialization pedantry
Initialize all wires, output ports, and instance input ports to 0.
parent
2a34ac4a
Changes
1
Hide whitespace changes
Inline
Side-by-side
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment