Skip to content
GitLab
Unverified Commit 89e9ab0b authored by Albert Magyar's avatar Albert Magyar Committed by GitHub
Browse files

Emit space after 'if' for all Verilog conditional synchronous assignments (#2091)

parent edb91f7b
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment