Skip to content
GitLab
Commit 86a6c6bc authored by Andrew Waterman's avatar Andrew Waterman
Browse files

Change implicit clock name to clk to match Chisel2 

This allows us to share Verilog test harnesses between the two.
parent b4517e0f
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment