Emitting reg update mux tree, only walk netlist for wires and nodes

Fixes bug where the Verilog emitter could pull the next value for a
register that feeds a second register, removing the first register from
the second register's update.