Import memory files inline for Verilog generation (#1805) (#1807)

This annotation adds memory import with inline generation for the
emmiter.
Supports both readmemh and readmemb statements based on argument.

(cherry picked from commit 9ea57e03

)

Co-authored-by: Carlos Eduardo <carlosedp@gmail.com>