[internal] Delay Module Generation

Rework Chisel internals to delay generation of Modules until all modules
are known.  This enables modules to make modifications to each other
because the modules have not closed yet.

Change instantiation to not populate a DefInstance with ports as the
ports are not known yet.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>