Skip to content
GitLab
Commit 3dd1f615 authored by azidar's avatar azidar
Browse files

Reworked Verilog emission of registers to if/else instead of ?:

parent dede3ab6
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment