Skip to content
GitLab
Commit 3929503f authored by Raffaele Meloni's avatar Raffaele Meloni Committed by Mergify
Browse files

Fix 0 width signals chiselsim (#4100) 

(cherry picked from commit 2f9faa28)

# Conflicts:
#	src/test/scala/chiselTests/simulator/SimulatorSpec.scala
parent 07ebde53
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment