Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
github.com
freechipsproject
chisel3
Commits
24789a97
Commit
24789a97
authored
Dec 11, 2015
by
Adam Izraelevitz
Committed by
azidar
Jan 16, 2016
Browse files
Moved integer declaration inside module to be verilog (not system-verilog) compliant
parent
1d63b78f
Changes
1
Hide whitespace changes
Inline
Side-by-side
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment