First pass at a Verilog Backend. Not tested, but compiles and generates...

First pass at a Verilog Backend. Not tested, but compiles and generates reasonable verilog. Requires inlining, future versions will instantiate modules