Skip to content
GitLab
Commit 0408e869 authored by azidar's avatar azidar
Browse files

Fixed bug where you cannot extract from a single bit wire in verilog. #55.

parent 220c44ee
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment