Skip to content
GitLab
Commit b7ee0ab0 authored by Henry Styles's avatar Henry Styles
Browse files

fix PCIe vc707 design contraints : PCIe pins and UART RX sync register

parent 2389e6e9
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment