Skip to content
GitLab
Commit 86303a0a authored by Albert Chen's avatar Albert Chen
Browse files

make VC707 default fpga target

parent 7c761c68
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment