Skip to content
GitLab
Commit 21103564 authored by reedafoster's avatar reedafoster
Browse files

refactored artyethernet device to not use island, renamed axi clock group in arty shell

parent 9f4bd090
Pipeline #829 failed with stages
in 0 seconds
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment