Skip to content
GitLab
Commit 1b2b251d authored by Wesley W. Terpstra's avatar Wesley W. Terpstra
Browse files

ClockOverlay: do not cut sys_clock domain 

Paths from this clock should be analyzed. Instead, cut the false
path from the PowerOnResetFPGAOnly.
parent 488ca04a
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment