Skip to content
GitLab
Commit 7d0b8584 authored by Michael Geszkiewicz's avatar Michael Geszkiewicz
Browse files

epp: detect size of FPGA chip of 7i43 in CPLD mode 



Signed-off-by: default avatarMichael Geszkiewicz <micges@wp.pl>
parent 6e76d393
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment