aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_vmem_sv48.sail
AgeCommit message (Collapse)AuthorFilesLines
2019-03-12Fix missed tlb updates.Prashanth Mundkur1-2/+2
2019-03-11Add tlbs for Sv32 and Sv48, and some fixes to sfence.vma.Prashanth Mundkur1-0/+38
- handle sfence.vma in machine-mode - flush both tlb39 and tlb48 in 64-bit mode
2019-02-22Fix address translation bug in ordering of width-extension and shift in pte. ↵Prashanth Mundkur1-1/+1
This showed up in RV32, but not in RV64, presumably because the highest address bits are not typically exercised typical physical memory maps.
2019-02-13Add Sv32 and Sv48 by essentially copying Sv39.Prashanth Mundkur1-0/+106
Being first-order prevents straight-forward abstraction over the PTE operations, but perhaps there is another way to generalize and unify.