sail-riscv.git - Unnamed repository; edit this file 'description' to name the repository.

Age	Commit message (Collapse)	Author	Files	Lines
2019-06-24	Add PMP checks to physical memory accesses.	Prashanth Mundkur	1	-1/+1
	- unify AccessType and ReadType since they were essentially redundant, making it easier to implement PMP checks for ReadWrite/atomic accesses. - add command line options to enable PMP in the platform - also fix the matching for the case when all entries are off
2019-06-24	Narrow the external interface to riscv_mem to mem_{read,write,write_ea}.	Prashanth Mundkur	1	-2/+2

2019-06-24	Starting cleaning up physical memory bits for pmp integration.	Prashanth Mundkur	1	-3/+2
	. convert duopod to directly use Sail lib/regfp functions . put lib/regfp wrappers in prelude, and avoid calling them directly in riscv_mem . remove mmio assumption in page-table walks, making read/write calls symmetric . prune obsolete functions from prelude_mem
2019-04-24	Add extended model from cheri-merge.	Prashanth Mundkur	1	-2/+2

2019-03-12	Fix missed tlb updates.	Prashanth Mundkur	1	-2/+2

2019-03-11	Add tlbs for Sv32 and Sv48, and some fixes to sfence.vma.	Prashanth Mundkur	1	-0/+38
	- handle sfence.vma in machine-mode - flush both tlb39 and tlb48 in 64-bit mode
2019-02-22	Fix address translation bug in ordering of width-extension and shift in pte. ↵	Prashanth Mundkur	1	-1/+1
	This showed up in RV32, but not in RV64, presumably because the highest address bits are not typically exercised typical physical memory maps.
2019-02-13	Add Sv32 and Sv48 by essentially copying Sv39.	Prashanth Mundkur	1	-0/+106
	Being first-order prevents straight-forward abstraction over the PTE operations, but perhaps there is another way to generalize and unify.